## WHAT IS CLAIMED IS:

•	1. A method of recovering a clock and data from a data signal			
comprising:				
	receiving the data signal having a first data rate;			
	receiving a clock signal having a first clock frequency, and alternating			
between a first level and a second level;				
	storing the data signal when the clock signal alternates from the first level to			
the second lev	vel, and providing the stored data signal as a first signal a first amount of time			
later;				
	storing the first signal when the clock signal alternates from the first level to			
the second level, and providing the stored first signal as a second signal a second amount of				
time later;	·'			
	providing a third signal by delaying the first signal for a third amount of time;			
	storing the third signal when the clock signal alternates from the second level			
to the first level, and providing the stored third signal as a fourth signal a fourth amount of				
time later;				
ŧ	providing a fifth signal by delaying the data signal a fifth amount of time;			
	providing an error signal by taking the exclusive-OR of the first signal and the			
fifth signal; an	nd			
	providing a reference signal by taking the exclusive-OR of the second signal			
and the fourth	signal, wherein the first data rate is equal to the first clock frequency.			
	2. The method of claim 1 further comprising:			
	applying the error signal and the reference signal to a loop filter to generate a			
loop filter out	put.			
	3. The method of claim 2 wherein the storing the data signal is done by a			
Cart Clim Clam				
	the storing the first signal is done by a third flip-flop, and storing the third			
signal is done	by a second hip-hop.			
	4. The method of claim 3 wherein the providing the error signal and			
providing the reference signal is done by exclusive-OR gates.				
	between a first the second level later; the second level time later; to the first level time later; fifth signal; and and the fourth loop filter out; first flip-flop, signal is done			

1		5.	The method of claim 1 wherein the first delay, the second delay, the		
2	fourth delay,	and the	fifth delay are approximately equal and the third delay is longer than the		
3	first delay.				
1		6. ·	The method of claim 5 wherein the third delay is approximately one-		
2	half the recipi	e reciprocal of the first clock frequency.			
1		7.	An apparatus for recovering data from a received data signal		
2	comprising:				
3		a first	storage device configured to generate a first signal by receiving and		
4	storing the received data signal;				
5		a seco	nd storage device configured to generate a second signal by receiving		
6	and storing th	e first si	ignal;		
Ž		a first	delay block configured to generate a third signal by delaying the first		
	signal;				
9 <u>1</u>	<b>C</b> ,	a third	storage device configured to generate a fourth signal by receiving and		
	storing the thi	ird signa	al;		
10 <u>-</u> 11-	-	a seco	nd delay block configured to generate a fifth signal by delaying the		
12	received data signal;				
125 13		a first	logic gate configured to perform an exclusive-OR of the second and		
14	fourth signals	; and			
15		a seco	nd logic gate configured to perform an exclusive-OR of the first and		
16	fifth signals,				
17		wherei	in when the first storage device stores the received data, the second		
18	storage device	e stores	the first signal, and the third storage device does not store the third		
19	signal, and when the third storage device stores the third signal, the first storage device does				

8. The apparatus of claim 7 wherein the first storage device stores the received data signal on falling edges of the clock, the second storage device stores the first signal on the falling edges of the clock, and the third storage device stores the third signal on the rising edges of the clock.

not store the received data, and the second storage device does not store the first signal.

20

1

2

3 4

1

9. The apparatus of claim 8 wherein a delay through the second delay 2 block is approximately equal to a clock-to-Q delay of the first storage element.

1		10.	The apparatus of claim 9 wherein a delay through the first delay block		
2	is approximately equal to the time between a rising edge of the clock signal and a falling edge				
3	of the clock si	ignal.			
1		11.	An apparatus for recovering data from a received data signal		
2	comprising:				
3		a firs	t flip-flop having a data input coupled to a first data input port, and a		
4	clock input coupled to a first clock port;				
5		a seco	ond flip-flop having a data input coupled an output of the first flip-flop,		
6	and a clock input coupled to the first clock port;				
<sub>1</sub> Z <sub>1</sub>		a firs	t delay element having an input coupled to the output of the first flip-flop;		
8		a thir	d flip-flop having a data input coupled to an output of the first delay		
91	element, and a	a clock	input coupled to a second clock port;		
7 10 11 12		a seco	ond delay element having an input coupled to the first data input port;		
1 <b>†</b> =		a first	t exclusive-OR gate having a first input coupled to the output of the		
12 12	second flip-flop, and a second input coupled to an output of the third flip-flop; and				
13 14 15 15		a seco	ond exclusive-OR gate having a first input coupled to the output of the .		
14≐	first flip-flop	irst flip-flop and a second input coupled the second delay element,			
15			ein the signal at the second clock port is the complement of the signal at		
16	the first clock	port.			
1		12.	The apparatus of claim 11 wherein the first data input port is		
2					
1		13.	The apparatus of claim 12 wherein the first clock port is configured to		
2	receive a differential signal.				
1		14.	The apparatus of claim 13 wherein the first exclusive OR gate provides		
2	a reference sig	gnal, ar	nd the second exclusive OR gate provides an error signal.		
1		15.	An optical receiver comprising the apparatus of claim 11.		
1		16.	An optical transceiver comprising:		
2		an op	tical transmitter; and		
3		the or	otical receiver of claim 15 coupled to the ontical transmitter		

1	17. A system for receiving and transmitting optical signals comprising:
2	a light emitting diode, configured to transmit optical signals;
3	a transmitter coupled to the light emitting diode;
4	a photo-diode, configured to receive optical signals;
5	a receive amplifier coupled to the photo-diode;
5	the apparatus of claim 11 coupled to the receive amplifier; and
7	a media access controller coupled to the apparatus of claim 11.

1

2

1

2

3

1

18. A method of modifying a signal path comprising an output of a first flip-flop coupled to an input of a second flip-flop and the output of the first flip-flop and an output of the second flip-flop coupled to a logic gate, the flip-flops clocked on consecutive transitions of a clock signal, the method comprising:

inserting a delay element between the output of the first flip-flop and the input of the second flip-flop, wherein a delay through the delay element is greater than a duration between consecutive transitions of the clock signal, less a clock-to-Q delay for the first flip-flop, and plus a hold time for the second flip-flop; and

inserting a third flip-flop between the first flip-flop and the logic gate, an input of the third flip flop coupled to the output of the first flip-flop, and an output of the third flip-flop coupled to the logic gate.

- 19. The method of claim 18 wherein the delay through the delay element is less than a duration between three consecutive edges of the clock signal, less the clock-to-Q delay for the first flip-flop, less a set-up time for the second flip-flop.
  - 20. The method of claim 19 wherein the logic gate is an XOR gate.